

## CLAIMS

1. A secure processor, comprising:

- 5                   a key register including non-volatile memory stored with key data;  
                  a key counter configured to indicate a bit position of the key data  
stored in the key register to access the key data bit by bit;  
                  a digest register configured to be stored with digest data to be used for  
digital signature; and  
                  a gate configured to output 1 for the content of the digest register  
10 when the corresponding bit of the key data accessed by the key counter is 0 and output  
the content of the digest register as is when the bit of the key data is 1;  
                  wherein no path for reading all data out from the outside is prepared  
for the key register, and the secure processor further comprises a plurality of signature  
dedicated instructions for controlling the key register, the key counter, and the digest  
15 register to obtain a digital signature based on the digest data, as well as general  
instructions.

2. The secure processor according to Claim 1, further comprising:

- 20                   a general mode and a security mode as processor running modes;  
                  a security register configured to indicate the security mode; and  
                  a general instruction for setting a security mode and a signature  
dedicated instruction for resetting the same; wherein  
                  the general instruction is effective during the general mode while the signature  
dedicated instruction is effective during the security mode.

25

3. The secure processor according to Claim 2, wherein

- the instruction for setting the security mode causes to set the security  
register and initializes the key counter to 1023 at the same time; and  
                  the signature dedicated instruction causes to decrease the key counter  
30 by one at the same time when an instruction for conducting signature calculation for  
one bit of the key register, and causes to reset the security mode only when the key  
counter is 0 resulting from the signature calculation progressing bit by bit.

4. The secure processor according to Claim 3, further comprising a means for

detecting that each 16 bits of digest data stored in the digest register includes at least one '1'; wherein the instruction for setting the security causes to initialize the key counter when at least one '1' is included in each 16 bits, and causes to prevent change in data in the digest register after the security register is set.

5

5. The secure processor according to either Claim 3 or 4, wherein  
the secure processor is connected to main memory; and the signature  
dedicated instruction causes to store results of digital signature calculation only in a  
specific area of the main memory and write the results of digital signature calculation  
10 over previous calculation results.

6. An IC card including a secure processor according to either of Claims 1 to 5.